Cosa (chi) è segment registers - definizione
![Control center at NASA's [[Jet Propulsion Laboratory]]](https://commons.wikimedia.org/wiki/Special:FilePath/JPLControlRoom.jpg?width=200 "Control center at NASA's [[Jet Propulsion Laboratory]]")
![Radio dishes at an [[Embratel]] earth station in [[Tanguá]], Brazil](https://commons.wikimedia.org/wiki/Special:FilePath/Rio antennas.jpg?width=200 "Radio dishes at an [[Embratel]] earth station in [[Tanguá]], Brazil")
![Antenna belonging to the [[Deep Space Network]]](https://commons.wikimedia.org/wiki/Special:FilePath/DSN Antenna details.jpg?width=200 "Antenna belonging to the [[Deep Space Network]]")
![Space Telescope Operations Control Center at [[Goddard Space Flight Center]], during servicing of the [[Hubble Space Telescope]]](https://commons.wikimedia.org/wiki/Special:FilePath/GSFC SpaceTelescopeOperationsControl.jpg?width=200 "Space Telescope Operations Control Center at [[Goddard Space Flight Center]], during servicing of the [[Hubble Space Telescope]]")
![Tsukuba]], Japan](https://commons.wikimedia.org/wiki/Special:FilePath/Tsukuba.jpg?width=200 "Tsukuba]], Japan")
![Decommissioned launch site at the [[Guiana Space Centre]]](https://commons.wikimedia.org/wiki/Special:FilePath/CSG Ariane 4 Launch Site.JPG?width=200 "Decommissioned launch site at the [[Guiana Space Centre]]")
Wikipedia
x86 memory segmentation refers to the implementation of memory segmentation in the Intel x86 computer instruction set architecture. Segmentation was introduced on the Intel 8086 in 1978 as a way to allow programs to address more than 64 KB (65,536 bytes) of memory. The Intel 80286 introduced a second version of segmentation in 1982 that added support for virtual memory and memory protection. At this point the original mode was renamed to real mode, and the new version was named protected mode. The x86-64 architecture, introduced in 2003, has largely dropped support for segmentation in 64-bit mode.
In both real and protected modes, the system uses 16-bit segment registers to derive the actual memory address. In real mode, the registers CS, DS, SS, and ES point to the currently used program code segment (CS), the current data segment (DS), the current stack segment (SS), and one extra segment determined by the programmer (ES). The Intel 80386, introduced in 1985, adds two additional segment registers, FS and GS, with no specific uses defined by the hardware. The way in which the segment registers are used differs between the two modes.
The choice of segment is normally defaulted by the processor according to the function being executed. Instructions are always fetched from the code segment. Any stack push or pop or any data reference referring to the stack uses the stack segment. All other references to data use the data segment. The extra segment is the default destination for string operations (for example MOVS or CMPS). FS and GS have no hardware-assigned uses. The instruction format allows an optional segment prefix byte which can be used to override the default segment for selected instructions if desired.
